Overview

asynchronous bus


Show Summary Details

Quick Reference

A bus that interconnects devices of a computer system where information transfers between devices are self-timed rather than controlled by a synchronizing clock signal. A connected device indicates its readiness for a transfer by activating a request signal. A responding device indicates the completion of this transfer by activating an acknowledge signal. The time required to complete the transaction is determined by the response times of the devices and the delays along the interconnecting bus and may vary for different devices.

Subjects: Computing.


Reference entries

Users without a subscription are not able to see the full content. Please, subscribe or login to access all content.