D flip-flop

Show Summary Details

Quick Reference

A clocked flip-flop having a single D input (see diagram). The flip-flop Q output will take on the current state of the D input only when a given transition of the clock signal occurs between its two logic states, i.e. from low to high voltage level (positive-edge triggered) or from high to low level (negative-edge triggered).

D flip-flop.

Subjects: Computing.

Reference entries

Users without a subscription are not able to see the full content. Please, subscribe or login to access all content.