memory cycle

Show Summary Details

Quick Reference

1 The complete sequence of events for a unit of memory to go from a quiescent state through a read and/or write phase and back to a quiescent state.

2 The minimum length of time that is required between successive accesses (read or write) to a memory. See also cycle.

Subjects: Computing.

Reference entries

Users without a subscription are not able to see the full content. Please, subscribe or login to access all content.